Page 77 - DP-1-1
P. 77

Design+                                                                Defect-oriented BIST for AMS circuits



            Funding                                               doi: 10.1109/SBCCI55532.2022.9893243

            This work was financially supported by Jerry Junkins   5.   Xu L, Huang J, Wang H, Long B. A  novel method for
            Chair Endowment grant provided by Iowa State University   the diagnosis of the incipient faults in analog circuits
            organization, and 2810-047 and 2810-084 grants from   based  on LDA  and  HMM.  Circuits Syst Signal Process.
                                                                  2010;29(4):577-600.
            Semiconductor Research Corporation (SRC).
                                                                  doi: 10.1007/s00034-010-9160-1
            Conflict of interest                               6.   Bailey B.  Why Analog Designs Fail. Semiconductor
            The authors declare that they have no competing interests.  Engineering.  Available  from:  https://semiengineering.
                                                                  com/making-analog-more-reliable  [Last  accessed  on
            Author contributions                                  2023 Sep 01].
            Conceptualization: Mona Ganji, Degang Chen         7.   Sekyere M, Saikiran M, Chen D. All-digital Low-cost
            Formal analysis:  Mona Ganji, Marampally Saikiran,    Built-in Defect Testing Strategy for Operational Amplifiers
               Kushagra Bhatheja                                  with High Coverage. In:  Proceedings of the 2022 IEEE
                                                                    th
            Investigation: Mona Ganji                             28  International Symposium on On-Line Testing and Robust
                                                                  System Design (IOLTS). Torino, Italy: IEEE; 2022. p. 1-5.
            Methodology: Mona Ganji, Degang Chen
            Writing – original draft: Mona Ganji                  doi: 10.1109/IOLTS56730.2022.9897224
            Writing – review & editing: All authors            8.   Sunter S. Efficient Analog Defect Simulation. In: Proceedings
                                                                  of the 2019 IEEE International Test Conference (ITC).
            Ethics approval and consent to participate            Washington, DC, USA: IEEE; 2019. p. 1-10.
            Not applicable.                                       doi: 10.1109/ITC44170.2019.9000141

            Consent for publication                            9.   P2427 - Standard for Analog Defect Modeling and Coverage.
                                                                  Available from: https://standards.ieee.org/project/2427.
            Not applicable.                                       html [Last accessed on 2020 Dec 16].
                                                               10.  Pavlidis A, Louërat MM, Faehn E, Kumar A, Stratigopoulos HG.
            Availability of data                                  SymBIST: Symmetry-based analog and mixed-signal
            Data are available from the corresponding author upon   built-in self-test for functional safety.  IEEE Trans Circuits
            reasonable request.                                   Syst I Regul Pap. 2021;68(6):2580-2593.
                                                                  doi: 10.1109/TCSI.2021.3067180
            References
                                                               11.  Das SR, Zakizadeh J, Biswas S,  et al. Testing analog and
            1.   Dobbelaere W, Colle F, Coyette A, et al. Applying Vstress   mixed-signal  circuits  with  built-in  hardware-a  new
               and Defect Activation Coverage to Produce Zero-defect   approach. IEEE Trans Instrum Meas. 2007;56(3):840-855.
               Mixed-signal Automotive ICs. In:  Proceedings of the 2019
               IEEE International Test Conference (ITC). Washington, DC,      doi: 10.1109/TIM.2007.894223
               USA: IEEE; 2019. p. 1-4.                        12.  Saikiran M, Sekyere M, Ganji M, Yang R, Chen D. Low-cost
               doi: 10.1109/ITC44170.2019.9000123                 defect simulation framework for analog and mixed signal
                                                                  (AMS) circuits with enhanced time-efficiency. Analog Integr
            2.   Koopman  P,  Wagner  M.  Autonomous  vehicle  safety:  An   Circ Sig Process. 2023;117:73-94.
               interdisciplinary challenge.  IEEE Intell Transp Syst Mag.
               2017;9(1):90-96.                                   doi: 10.1007/s10470-023-02167-7
               doi: 10.1109/MITS.2016.2583491                  13.  Saikiran M, Ganji M, Chen D. A  Time-efficient Defect
                                                                  Simulation Framework for Analog and Mixed Signal (AMS)
            3.   Sunter S. Analog Fault Simulation  -  A Hot Topic! In:   Circuits. In: Proceedings of the 2022 35  SBC/SBMicro/IEEE/
                                                                                              th
               Proceedings of the 2020  IEEE European Test  Symposium   ACM Symposium on Integrated Circuits and Systems Design
               (ETS). Tallinn, Estonia: IEEE; 2020. p. 1-5.       (SBCCI). Porto Alegre, Brazil: IEEE; 2022. p. 1-6.
               doi: 10.1109/ETS48528.2020.9131581                 doi: 10.1109/SBCCI55532.2022.9893224
            4.   Saikiran M, Ganji M, Chen D. Digital Defect-oriented   14.  Liu Z, Chaganti SK, Chen  D. Improving time-efficiency
               Test Methodology for Flipped Voltage Follower Low   of fault-coverage simulation for MOS analog circuit. IEEE
               Dropout (LDO) Voltage Regulators. In: Proceedings of the   Trans Circuits Syst I Regul Pap. 2018;65(5):1664-1674.
               2022 35  SBC/SBMicro/IEEE/ACM Symposium on Integrated
                     th
               Circuits and Systems Design (SBCCI). Porto Alegre, Brazil:      doi: 10.1109/TCSI.2017.2751561
               IEEE; 2022. p. 1-6.                             15.  Saikiran M, Ganji M, Chen D. Robust DfT Techniques for


            Volume 1 Issue 1 (2024)                         13                               doi: 10.36922/dp.4351
   72   73   74   75   76   77   78   79   80   81   82